In this paper, we present power models with clock and temperature scaling, and develop the first of its type coupled thermal and power simulation with temperature-dependent leakage power model at micro-architecture level. We show that leakage energy and total energy can be different by up to 2.5X and 2X for temperatures between 90°C and 130"C, respectively. Given such big energy variations, no power model at microarchitecture level is accurate without considering temperature dependent leakage models.
INTRODUCTION
A number of cycle accurate microarchitecture level power simulators [l, 2, 3, 41 have been developed for microarchitecture optimization. However, all these simulators consider only cycle-based power models without clock scaling, i.e., the dynamic and leakage energy is given per clock cycle, and the ratio between them is invariant with respect to the clock rate. This assumption of fixed leakage and dynamic energy ratio is no longer valid with clock scaling because for each clock cycle, the dynamic energy does not depend on clock period but the leakage energy does.
Temperature scaling is another important factor in power modeling. There is some limited study on the thermal modeling. [5] evaluates the thermal impact on future nanometer VLSI design from technology scaling point of view. [SI discusses the thermal performance for Intel's processors with Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. ISLpED'03, August 25-27,2003, Seoul, Korea. Copyright 2003 ACM 1-581 13-682-X/03/0008 ... $5.00. emphasis on the package material and cooling mechanism. [3] is the first microarchitecture simulator with built-in thermal model. However, leakage power models in [l, 2, 3, 41 are independent of temperature, and may lead to severe estimation error given that leakage power is an exponential function of temperature.
T E M 2 P 2 EST
In this paper, we present power models with clock and temperature scaling, and develop the coupled thermal and power simulator at microarchitecture level. With this simulator, we are able to accurately simulate the inter-dependence between the power and temperature, obtain accurate power and thermal profile, and evaluate microarchitecture level power and thermal management techniques. The rest of this paper is organized as follows: In Section 2, we propose our power models. In Section 3, we present our thermal model. In Section 4, we present the experiments on thermalsensitive energy simulations as well as the impact of clock gating. To the best of our knowledge, this is the first paper considering the inter-dependence between clock rates, system energy and temperatures at microarchitecture level.
LEAKAGE POWER CALCULATION
We define three power states same as [4] : (i) active mode, where a circuit performs an operation and dissipates both dynamic power ( P d ) and leakage power (P,) . The sum of P d and P, is defined as active power (Pa). (ii) standby mode, where a circuit is idle but ready to execute an operation, and dissipates only leakage power(P,). (iii) inactive mode, where a circuit is deactivated by power gating or other leakage reduction techniques, and dissipates a reduced leakage power defined as inactive power (Pi). A circuit in the inactive mode needs non-negligible amount of time to wake up and then perform an useful operation.
In cycle accurate simulations, power is defined as the energy per clock cycle. Therefore, Pd is equal to i f s C V 2 where C is the switching capacitance, V is the supply voltage and f, is the switching factor per clock cycle. In essence,
Pd is the energy to finish a fixed number of operations during one cycle and is assumed to be independent of the clock rate in this paper. Consistently, P, is defined as Pso*t where P,, is leakage power per second and t is the clock period. Same as P,, P, is proportional to the clock period.
Related Work on Leakage Modeling
Microarchitecture level power simulators [2, 3, 41 calculate leakage power by assuming a ratio between P, and P d . For example, the ratio for logic circuits in [4] is decided by SPICE simulations on typical circuits. Furthermore, [4] also presented formula-based models for P, and P, in memory based units. The models in [2, 3 , 41 are efficient for microarchitecture level simulations. But the ratio is independent of clock and temperature, and therefore it is not accurate.
Another 'high-level leakage power model is proposed in [7] with the following simple equation: 
New Leakage Model for Logic
In this paper, we propose a new leakage power model for age power can be calculated as the product of gate number ( N g a t e ) and the average leakage current per gate ( I a v g ) .
logic circuits. As shown in (a), for a given circuit, the leak-
Iavg can be calculated by computing the average leakage current per gate for given n circuits based on the gate-level estimation results. Because leakage current depends on different input vectors [8], we apply Genetic Algorithm for a few typical circuits, and obtain the Iaug for both maximum and minimum leakage currents. Figure 1 shows such Iaug calculation with respect to the number of circuits for both maximum and minimum leakage currents. It is easy to see that after the number of circuits exceeds 20, the value of Iavg becomes very stable. Formula similar to (2) has been proposed in [9] which can consider statistic impact of the stack effect. However, no explicit method is proposed in [9] to calculate Iavg. Also as shown in Figure 1 , the average difference between maximum and minimum Iavg is about 1.6X. To consider the worst-case leakage current, we always use the maximum leakage current in the rest of the paper. Furthermore, we propose the following temperature scaling for Iavs considering the exponential relationship between the leakage power and temperature:
where Pcells is the leakage power dissipated by SRAM memory cells and Pcirczlzts is the power generated by the circuits such as wordline drivers and precharge transistors, etc.
Pcells is proportional to the number of SRAM memory cells. a and / 3 in (5) (5) and (6) will be presented in Section 2.4. 
Consideration of Leakage Reduction
For both logic circuits and memory based unit, we can 2*3 New Leakage for Memory Based easily extend our leakage power model for leakage reduction techniques. For example, power gating techniques such as
Units
Memory based units such as caches and register files are usually modeled by SRAM arrays. The formula-based leakage power model has been proposed in [4] . We propose the following temperature scaling based on the leakage model from [4] . MTCMOS and VRC are used in [4] . Figure 2 shows the schematics for MTCMOS and VRC. In MTCMOS, a sleep transistor is inserted between the circuits and GND. When the sleep transistor is turned off, there is no power supply to the logic circuits. In VRC, a diode is inserted parallel with the sleep transistor and maintains the voltage level that is needed to keep the logic states in the circuits. VRC should be used for memory based units such as caches and TLBs for data retention. In these cases, the leakage power formulas still have the same format a s we shown above, although the coefficients are different.
We collect the power consumption for different types of circuits at a few temperature levels by SPICE simulations.
We then obtain the coefficients in (3) -(6) by curve fitting. Table 1 summarizes the coefficients for ITRS lOOnm technology we used, and Table 2 compares our high-level leakage power estimation for logic circuits and SRAM arrays with SPICE simulations in ITRS lOOnm technology. The difference between our formulas and SPICE simulation is less than 6% without power gating, and is less than 15% with power gating. Note that with the presence of sleep transistors, the leakage power value is smaller due to the stack effect. For example, as shown in Table 2 , 13.88% difference of P,, for a 128x32 SRAM array with power gating is about 0.035 mW, which is equal to 11.5% of P,, without power gating. T circuit ("C) adder 100 
TEMPERATURE CALCULATION
We develop the thermal model based on conventional heat transfer theory [lo] . The stable temperature in our thermal model can be calculated according to (7):
where T is the stable temperature, Ta is the ambient temperature, P is the power consumption, A is the area, and Rt is the thermal resistance, which indicates the ability to remove heat to the ambient under the steady-state condition. The dissipated power does not convert t o temperature immediately because of the slow material response. Therefore, an exponential response is expected for the transient temperature. In our thermal model, we calculate the temperature change for any period from time tl to t z by (8) and (9):
where AT+(AT-) are the increment(decrement) of the temperature from time tl to t z , T,,, is the maximum silicon temperature that the package supports, and Theat and T~, , L are heating and cooling time constants. The decision to increase or decrease the temperature at time t z is made by the following criterion: So the individual mode essentially gives the upper bound of temperature gaps. (ii) universal mode, which is similar to the thermal model in TEM'P'EST [3] . We assume the whole processor as a single component with a uniform thermal characteristic and temperature. The universal mode gives the lower bound of the highest on-chip temperature.
EXPERIMENT RESULTS
Although our power and thermal models are applicable to any architecture, we study VLIW architecture in this paper. We integrate our thermal and power model into the PowerImpact [4] toolset. Instead of fixing the absolute thermal resistance value, we use the relative thermal resistance in our experiments. First, we select the thermal resistance of one integer unit as the unit thermal resistance, and further define the integer unit's area as the unit area. The thermal resistances for all other components are inversely proportional to their areas. Table 3 presents the microarchitecture configuration of the VLIW processors we study, and Table 4 summarizes the power consumption, the relative thermal resistances and the relative areas for all components in our system. We set the thermal time constants as Theat = rc,,l = loous, which are independent of component area.
Chip Temperature
In our experiments, we update temperatures after each time step t,. We then update the power value with respect to new temperature for each t,. Smaller t, gives a more accurate transient temperature analysis, e.g., t , = 1 cycle represents the cycle accurate temperature calculation. Figure 3 constant, where 0.5% of thermal time constants is equal to 1000 clock cycles for a 2GHz clock. When t , 5 1000 cycles (i.e. 0.5% of thermal constants), the temperatures are identical to those with t, = 1 cycle. Observable difference appears when t , is increased to 5% of the thermal constants and significant error is induced when t s = 25% of the thermal constants. Furthermore, Table 5 presents the running time normalized with respect to that without temperature calculation. By setting t , to more than 100 cycles, we can reduce the running time by more than 5 times compared to t, = 1 cycle, and achieve virtually the same computation efficiency as the power simulation without temperature calculation. Since 0.5% of thermal constants are always more than 100 cycles for the clocks we study, and lead to negligible error on temperature calculation compared with the cycle accurate temperature calculation, we only update temperatures and power values after every period of 0.5% of the thermal time constants in the rest of the paper. Figure 4 shows the experimental results for total energy consumption with different clocks. We assume there is no throttling, i.e., Pa is dissipated in every cycle. We study two cases: one assumes a fixed temperatures, and another considers energy consumption with temperature dependence in both individual mode and universal mode. From Figure 4 we can see that by changing the temperature from 90°C to 130"C, the total leakage energy can be changed by a factor of 2.5X, and the total energy is changed by up to 30%. Figure 4 clearly shows that any study regarding to leakage energy is not accurate if the thermal issue is not considered. To consider temperature using methods in [4, 111, we may assume a fixed temperature appropriate for the processor and the environment, and then use circuit-extracted leakage values for that temperature. As shown in Figure 4 , how to decide the appropriate temperature is of paramount importance for accurate energy estimation, and it is an open problem in the literature. Given the dependence between temperature and leakage energy, our work actually presents an approach to select the appropriate temperature point.
Energy Consumption
Note that we assume that dynamic energy is independent of clock. This assumption will be revisited in Section 5.
Figure 4 also shows that the total leakage energy is re- duced as the clock increases from lGHz to 2GHz, due to the reduced execution time for the given amount of work. This result implies that total leakage energy can be reduced by increasing system clock. However, the maximum temperature and maximum temperature gap constraints prevent us from increasing clock rate indefinitely. In our experiments, we assume the maximum allowable temperature is 130°C and the maximum temperature gap among components is 40°C. We use the individual mode to calculate the maximum temperature and the maximum temperature gap, where the maximum temperature is set as the largest temperature among all temperature. Table 6 shows the maximum system temperature and the maximum temperature gap without any throttling. We can see that the maximum clock with thermal constraints is about lGHz when there is no throttling. -T I -z T -i T € m -m r~m Max   Table 6 : Maximum temperatures ( M a z T ) and temperature gaps ( M a z Gap) among components for different clocks without any throttling. The unit for temperatures is "C.
Impact of Clock Gating
Clock gating [12] is effective to reduce dynamic power by turning off the clock signal for idle components. It also reduces total leakage energy by lowering the temperature. In this section, we consider the ideal clock gating, i.e. no overhead to turn on and off the clock for a component, and present a quantitative study on the impact of clock gating.
In Figure 5 shows the total energy consumption with clock gating for different clock. When the temperature change from 90°C to 130"C, the total energy is increased by up to a factor of 2 X due to that the dominate leakage energy changes dramatically. From Figure 5 we can also see that leakage energy with temperature dependence in both individual mode and universal mode is close to that with fixed temperature of llO"C, while in Figure 4 , the corresponding leakage energy with temperature dependence is close to that with fixed temperature of 130°C. The leakage energy with clock gating in Figure 5 is smaller than that without clock gating in Figure 4 and the overall temperature profile with clock gating is also lower as shown in Table 7 . All these results again show that any study regarding to leakage energy should consider the thermal issues for accuracy.
Energy

Maximum Clock
Clock gating has no direct effect on 1eaka.ge energy reduction. However, as clock gating reduces the dynamic power consumption and the system temperatures, the temperature dependent leakage power is reduced. F'urthermore, the maximum clock can be increase under the same thermal constraints. Faster clock rates reduce the execution time, and therefore reduce the total leakage energy.
We use the upper bound of the maximum temperature in Table 7 as the maximum temperature. By satisfying the same maximum temperature and maximum temperature gap constraints as those in Section 4.2, Table 8 
CONCLUSIONS AND DISCUSSIONS
Considering cycle accurate simulation, we have presented dynamic and leakage power models with clock and temperature scaling, and developed the coupled thermal and power simulation at the microarchitecture level. With this simulator, we have shown that the leakage energy and total energy can be different by up to 2.5X and 2X for different temperatures, respectively. Hence, microarchitecture level power simulation is hardly accurate without considering temperature dependent leakage model. We have also discussed temperature scaling of the reduced leakage power in the power-gated circuit. Such scaling model can be applied to microarchitecture level power gating presented in [4, 131. As pointed out by the reviewers, a per-component thermal model similar to our individual mode was developed in [14] and was used for dynamic thermal management. The temperature calculation in [14] is essentially same as (8) and (9) in this paper. Furthermore, it was shown in [I41 that the horizontal heat transfer is negligible, same as assumed in our individual mode. However, leakage power was not taken into account in [14] .
In this paper we assume that the dynamic power, i.e., the switching energy per cycle is independent of the clock rate.
To increase the clock rate, the designer may have to increase the supply voltage to meet the delay constraints determined by the clock rate. Dynamic voltage scaling (DVS) [15] has been proposed to consider the relationship between supply voltage and clock rate. Because the dynamic power depends on the supply voltage, our future work will consider not only leakage power scaling but also dynamic power scaling with respect to clock. We do not consider interconnect power explicitly and assume fixed floorplan in this paper. In the future, we intend to study microarchitecture power/thermal management with simultaneous interconnect power estimation and floorplanning optimization.
